α





ROYAL SIGNALS & RADAR ESTABLISHMENT

SPECIFICATION OF VIPER1 IN Z

Author: DH Kemp

PROCUREMENT EXECUTIVE,
MINISTRY OF DEFENCE,
RSRE MALVERN,
WORCS.



UNLIMITED

89 3 08 210

ROYAL SIGNALS AND RADAR ESTABLISHMENT Memorandum 4195

Title

Specification of Viper1 in Z

Author

D.H. Kemp

Date

Date

Date

Date

Distribution/

Availability Codes

Available

Summary

The Viper1 microprocessor has already been specified mathematically in HOL. HOL, however, is not well known outside the hardware verification community. This paper covers the specification Viper1 in the Z specification language. Various features of Viper1 have been specified in Z which did not occur in the top level HOL specification. It has not been possable to prove any correspondence between this specification and the original HOL specification. The Work involved in writing the Viper1 specification has proved useful in writing the initial Viper2 specification.

© Controller, HMSO 1988

1 Introduction

In safety critical systems the idea of diversity improving safety is well established. Safety critical systems may employ a number of processors independently executing algorithms which obey a common high level specification.

The same can be seen to be true in the specification and design of safety critical systems. Just as there may be an error in a specific microprocessor, which could cause one channel of a system to fail in service, there may be an error in a specification. The chances of this escaping the notice of the designers is reduced by specifying the system in more than one way. This is most effective when the two specification systems are basically different in character. This means then that by ensuring the system conforms to both of the specifications the chance of an error still being present is greatly reduced. Proofs of correspondence may then be attempted to establish that the two texts have the same meaning.

It was decided to specify Viper1 in Z for a number of reasons. Firstly Z was sufficiently different to the HOL specification 1 to give reasonable diversity. Z is also more widely known in terms of software specification than HOL. Another advantage of Z was the fact that it had been used by J.Bowen² to specify the M6800 microprocessor. A lot of the groundwork developed by Bowen in specifying a microprocessor instruction set has been used in this specification. Finally at RSRE there is a Z editor and type checker available for use on the PerqFlex system.

This report is the first attempt to specify Viper1 in Z. It makes no attempt to explain the primary constructs of Z, nor act as a tutorial in Z. Readers not familiar with Z should consult reference 3. Although the specification has been type checked, it has neither been proved to be equivelent to the HOL specification, nor free from logical errors. Any inconsistencies or errors found in this document should be reported back to the Computing Division at RSRE.

2 Besic functions

2.1 Bits and Words

Initially the models adopted to represent bits and words need to be defined, along with the relationships between these models and the natural numbers which they represent.

```
Bit a = \{0,1\}
Word a \in \{u: N \Rightarrow B: t \mid u \neq 0\} A dom u = 0 \dots \{u \in \{u\} = 1\}
```

Bits are represented as the set of elements with values θ or 1. Words are represented as a set of partial functions from natural numbers to Bits. The natural numbers correspond to the position of the bit in the word, let he result of $\omega(n)$ (the word ω acting on the value n) gives the n+1th Bit of the word ω .

```
LSB.MSB : Word → B:t

∀ w : Word •

LSB w = w 0

MSB w = w #w-1
```

Find the most and least significant bits of the word.

val returns the natural number represented by the word.Note succ; we gives the effect of a Right shift, is divide by two, on the word, is if succ; if succ; is applied to n then first succ n is calculated, and then wo of n+1 is calculated is the n+2 th Bit is returned rather than the n+1 th one.

```
pred : N<sub>1</sub> → N

Un : N • pred n = n - 1
```

Useful for left shifting (in a similar way to the technique described above).

```
(_set_): (Word×Bit) → Word

∀ H: Word; b: Bit +

H set b = H2{(0+b),(1+b)}
```

The set function returns a word which has all of its bits set to the specified value. $\label{eq:continuous} % \begin{subarray}{ll} \end{subarray} % \begin{subarray}{ll} \end{subarra$

```
maxval : Word → N

∀ µ : Word •

maxval µ = val(µ set 1)
```

```
+ ¬ (Зы: Word • (( val н) > maxval н) )
```

Returns the maximum value which can be stored in the word.

```
Hrd: N<sub>1</sub> → (N → Word)

U size: N<sub>1</sub>; valu: N; H: Word •

(Hrd size valu = H) ↔

((HH = 5:22) A

(val H = valu mod succ(maxval H)))
```

wrd returns the word of size size and set to the value valu (unless the word cannot hold that value). (note no algorithm is given for calculating wrd from its arguments, just the relationships which must hold between the word returned and the input arguments).

```
(_^_): ( Word=Word) → Word

∀ H1.H2: Word +

H1^H2 = H1 U ( pred MH1 ; H2 )
```

+ U w1, w2 : Word • #(w1^w2) = #w1 + #w2

Concatenate two words together.

2.2 Bitwise Functions

The definition of the basic logical functions.

Generate the logical inverse of the input bit.

$$(_,_), (_+_), (_o_) : (B:t*B:t) \rightarrow B:t$$

$$(_+_) = \{(0,0) \mapsto 0, (0,1) \mapsto 1, (1,0) \mapsto 1, (1,1) \mapsto 1\}$$

$$(_o_) = \{(0,0) \mapsto 0, (0,1) \mapsto 1, (1,0) \mapsto 1, (1,1) \mapsto 0\}$$

$$(_,_) = \{(0,0) \mapsto 0, (0,1) \mapsto 0, (1,0) \mapsto 0, (1,1) \mapsto 1\}$$

Standard bithise logical functions. (note, . is, + is or and \bullet is exclusive or)

2.3 Logical fuctions on words

The standard wordwise logical functions, is finding the logical AND of two words.

```
what : Word → Word

∀ w : Word →

whot w = w ; not
```

Generate the inverse of the input word.

```
WordPair <u>*</u>
{ W : N → (Bit*Bit) | N → 0 A dom H = 0 .. ((N H)-1) }

(_pair__) : (Word*Word) → WordPair

∀ H1.H2 : Word → H1 pair H2 = { i : N | i ∈ dom H1 ∩ dom H2 → i → (H1 I.H2 I) }
```

Takes a pair of words and represents them as a set of bit pairs, indexed by a single natural number.

Standard wordwise logical functions.

```
(_<<_): (Word*B:t) → Word

∀ н: Word; b: B:t →

н << b = ( (%н) ( (pred ; н) ) ∪ (0+b)
```

Shift right and left while inserting a particular bit into the right or left most position.

2.4 Arithmetic Functions

Next the mathematical functions must be defined. This includes introducing integers (ie 2's complement notation), and standard mathematical operations and exceptions (for example add and carry).

```
value : Word → 2

∀ H : Word •

((MSB H = 1) A value H = val H ~ succ (maxval H )) ↓

((MSB H = 0) A value H = val H )
```

Return the integer value represented by the Word-This is using the 2's complement notation. The most significant bit has a weighting of -2^{n-1} . So to cope with negative numbers subtract 2^n .

```
maxpos,maxneg : Word → 2

∀ µ1,µ2 : Word | mµ1 < 1 A mµ2 = ((mµ1)-1) .

maxpos µ1 = maxval µ2

maxneg µ1 = ( maxval µ2) - ( maxval µ1)
```

Return the maximum positive and negative numbers for a word of a particular size.

Sign Extend the word to the new word length.

Pad out a word to the new word length with zeros.

```
(_trim_): (Word×N<sub>1</sub>) → Word

∀ н: Word; length: N<sub>1</sub> | length ≤ мн •

н trim length ≠(0 ... length) 4 н
```

Trim a word down to the new word length.

```
(_plus_): (Word=Word) → Word

∀ H1,HZ,H3: Word | (WH1) = ((WHZ)+1) A (WHZ) = (WH3) .

((WZ plus H3) = (H1 trim WHZ))

↔ (value H1)=(value HZ)+(value H3)
```

Primitive addition. All that is checked for is that the input words are of the same size, and that the output word is one bit larger, so that carry can be detected. Word addition is defined in terms of integer addition, ie addition per se is not defined.

```
(_m:nus_): (Word=Word) → Word

U H1,H2,H3: Word | (#H1) = ((#H2)+1) A (#H2) =(#H3) .

((H2 m:nus H3) = (H1 trim #H2))

↔ (value H1)=(value H2)-(value H3)
```

Subtraction is defined similarily to addition, note no checks for overflow etc.

```
(_carry_): (Word*Word) → B:t

∀ H1:H2: Word | MH1 = MH2 .

(H1 carry H2 = 1) ↔ ((val H1) + (val H2) > maxval H1)
```

Top level specification of carry, is a carry is generated when the addition result is larger than the maximum possible value which can be stored.

```
(_borrow__): (Word*Word) → B:t

∀ w1.w2: Word | Ww1 = Ww2...
(w1 borrow w2 = 1) ↔ ((val w1) < (val w2))
```

Top level spec of Borrow.

```
(_overflow_) : (Word*Word) → Bit

∀ H1:H2 : Word | MH1 = MH2 .

(H1 overflow H2 = 1) ↔

( ( (value H1) + (value H2) > maxpos H1 ) v

( (value H1) + (value H2) < maxneg H2 ) )
```

Top level spec of overflow, ie overflow when the sum is greater than the largest positive value which can be held, or less than the largest negative number.

```
(_underflow_) : (Word*Word) → Bit

U w1,w2 : Word | Mw1 = Mw2 •

(w1 underflow w2 = 1) ↔

( (value w1) - (value w2) > maxpos w1 ) v

( (value w1) - (value w2) < maxneg w2 ) )
```

Top level spec of overflow on subtraction

```
(_equal_): (Mord*Word) → Bit

∀ H1,H2: Word | #H1 = #H2 .

(H1 equal H2 = 1) ↔ (value H1 ≤ value H2)
```

Set to 1 if the two words have the same value (and 0 otherwise), note they are not necessarily the same size of word.

```
(_less_) : (Word*Word) → B:t

∀ w1, w2 : Word | ww1 = ww2 .

(w1 less w2 = 1 ) ↔ ( value w1 < value w2)
```

Set to 1 if the first word is less than the second (and 0 otherwise), note they are not necessarily the same size of word.

This completes the underlying theory of representing natural number arithmetic by operations on vectors of bits.

3 Viper Specifics

3.1 Word Lengths

These are the specific word sizes used in the Viper1 processor.

```
-- for Data words
-- For Address words
-- For the function select
-- for the destination select
Word_2 \leq \{ \mu : Word \mid \#\mu = 2 \}
                      -- for the register and memory select
-- for the companison select
                       and flags
Address & Word<sub>20</sub>
Date
      # Word32
      e Word<sub>1</sub>
Flag
```

3.2 Memory

The definition of the Memory and Peripheral spaces, and the behaviour of these two regions.

```
Memory

Mem : Address → Data
RAMspace : Address → Data
PERIspace : Address → Data
io : Bit

(io = 0) → (Mem = RAMspace)
(io = 1) → (Mem = PERIspace)
```

Two regions of non overlapping address space RAM and PERIpheral. The two types of memory totally cover the memory space.

```
AMemory
Memory
Memory'

δMem : Address → Data

(10 = 0) → (Mem' = Mem • δMem)
```

If the location is in RAM then the address is updated, however with PERIpheral space the values can change without any modification from the processor. No mention of the behaviour of the PERIpheral space is given, because there is no way to model in general these very specific devices. The specification of the behaviour of these devices is left to the system specification.

AMemory

ôMem = 6

No change in memory.

3.3 Registers

The specification of the Viper1 registers.

Registers

A: Word₃₂

X: Word₃₂

Y: Word₃₂

P: Word₂₀

B: Word₁

The five visible registers of the Viper. A an accumulator, \boldsymbol{X} and \boldsymbol{Y} index registers \boldsymbol{P} the program counter and \boldsymbol{B} the boolean flag.

ΔRegisters Registers Registers' neup : Address

Note, P' is always updated (unless machine has stopped).

ERegisters

ARegisters

A' = A

X' = X

Y' = Y

B' = B

ie no change.

ŧ

3.4 Clock

The existance of a clock was not represented in any manner in the HOL specification of Viper1, but it is included here as a matter of completeness.

Clock simply counts up from 0.

Cycles is the number of cycles needed to complete the present instruction. It is intended to include information about how many cycles each instruction takes to complete in the schemas of the individual instructions.

3.5 Stop

The definition of the stop flag and the way the processor behaves when stopped and in the normal mode of operation.

Stop : Bit

Single Bit top determine whether the machine is stopped or not.

ΔStap

ΔRegisters
Stop
Stop'
sval : Bit
reset : Bit

stop = 0
reset = 0
stop' = sval
newp = P plus (wrd 20 1)

Set the new value of the program counter and the stop bit for the next state. The machine is not stopped. The parameter reset is the reset line to the processor. It is treated as a synchronous reset, is it is only noticed at the start of an instruction.

Stopped

EMemory
ERegisters
Stop
Stop'
AClock
reset : Bit

stop = 1
reset = 0
P' = P

The machine has stopped, and cannot restart until there is a Reset.

3.5 Viper State

```
ViperOpCode
           : Word<sub>32</sub>
OP
           : Word<sub>2</sub>
rsf
msf
           : Word<sub>2</sub>
dsf
           : Word<sub>3</sub>
csf
           : Word<sub>1</sub>
fsf
           : Worda
addr
           : Word<sub>20</sub>
op = rsf ^ msf ^ dsf ^ csf ^ fsf ^ addr
```

The Viper1 Op code The Op code is loaded in from the location pointed to by the Program counter (P). The Op code constists of six fields. These are, $\frac{1}{2} \left(\frac{1}{2} \right) \left(\frac{1}{2}$

- (1) The Register Select Field This selects which of the four registers are going to be used as inputs to the ALU.
- (2) The Memory Select Field This selects the addressing mode for the operation.
- (3) Destination Select Field This selects the destination register for the result, and also whether the result is a Jump or a Call.
- (4) Comparison Select Field This selects whether the operation is a comparison (setting the B flag) or an arithmetic or logical function, returning a result. It is also used to distinguish between Jump and Call instructions.
- (5) The Function Select field This determins the ALU operation for Comparisons or Arithmetic and Logical functions.
- (6) The Address Field The address used to pull in the second operand from memory, or used as Jump address etc.

_ArithmeticAndLogicalUnit__ result : Word₃₂ offs : Word₃₂ r.m : Word₃₂

The inputs and outputs to/from the ALU. I holds the value from the register, specified in the register select field of the Op code, which is the first operand to the ALU. The parameter offs is the address of the memory input to the ALU (or the actual input if the operation is in immediate addressing mode). The parameter m is the actual value passed as the second operand to the ALU. Finally result is the output from the ALU.

```
ΔViper

ΔMemory
ΔRegisters
ΔClock
ΔStop
ViperOpCode
ArithmeticAndLogicalUnit
bval : Bit

op = Mem (P)
```

The Viper State. For the machine to change to a new state then the machine must not be stopped.

EViper

AViper

EMemory

ERegisters

AStop

Viper state unchanged (exept P updated)

Machine on start up-

```
Reset

AMemory

ARegisters

AClock

Stop'

reset = 1

stop' = 0

val (P') = 0

val (A') = 0

val (Y') = 0

val (Y') = 0

val (B') = 0
```

Machine status on a Reset. This was not represented in the HOL specification

4 Viper Operations

4.1 ALU inputs

In this section the various inputs to the Viper1 ALU are specified.

```
RegisterSelect
\Delta V: per
(val rsf = 0) \rightarrow (r = A)
(val rsf = 1) \rightarrow (r = X)
(val rsf = 2) \rightarrow (r = Y)
(val rsf = 3) \rightarrow (r = P pad 32)
```

Select the register to be the r input to the ALU.

```
Offset

\[ \Delta V \cdot per \]

(val msf = 0) \Rightarrow (offs = addr pad 32)
(val msf = 1) \Rightarrow (offs = addr pad 32)
(val msf = 2) \Rightarrow (offs = (addr pad 32) plus X)
(val msf = 3) \Rightarrow (offs = (addr pad 32) plus Y)
```

Determine the address of second word to be input to the ALU.

```
ReadFromRAM

Offset

-((val dsf = 7) v (val dsf = 5))
(val fsf ≠ 2) v (val csf = 1)
io = 0
```

Read in input to ALU from RAM. There is no read when a write is specified (ie if the dsf is 6 or 7), there is also no read from RAM when there is an input from PERI space (ie if the fsf is two and the csf is zero), finally the address of the location to be read from must be in the RAM space.

```
ReadFromPERI

Offset

¬((val dsf = 7) v (val dsf = 6))

val csf = 0

val fsf = 2

io = 1
```

Read in an input from the PERIpheral space.

Input & ReadFromRAM y ReadFromPERI

```
NilMemoryRead

Offset

val fsf = 12

val csf = 0

¬((val dsf = 6) v (val dsf = 7))
```

This is the case where there is to be no word read in from memory, we when the ALU function is a shift operation.

```
MemoryRead

Offset

(val msf = 0)<sub>A</sub>(m = offs) \forall
(val msf = 0)<sub>A</sub>(m = Mem ( offs trim 20 ))
```

This is the case where the memory read is to go ahead if msf is 0 then it is immediate addressing, otherwise get the value from the location pointed to by offs.

MemRead & (NilMemoryRead v > NilMemoryRead A MemoryRead) A Input

MemRead is either a nil memory read or a memory read.

4.2 Write to memory

```
Write

OUiper

val csf = 0

(val dsf = 6) v (val dsf = 7)
```

Is the viper doing a write operation to main memory or peripheral space.

Define the region of memory where the write is to take place, ie either peripheral or main memory.

```
Memwrite

Offset
RegisterSelect
Write
Output
ERegisters

(val msf = 0)<sub>A</sub>(ôMem = ())<sub>V</sub>
(val msf ≠ 0)<sub>A</sub>(ôMem = ( (offs trim 20) ↔ r ))
```

Write to main memory or peripheral space.

4.3 Illegel Operations

Illegal operations, which will cause an error.

```
invalid : Word → Bit

∀ µ : Word → (invalid µ = 1) ↔ (val µ > maxval (µrd 20 0))
```

Function set true if the word cannot be held in a 20 bit word.

```
SpareFunction

&Viper

val csf = 0

¬( (val dsf = 6) v (val dsf = 7) )

(val fsf = 13) v (val fsf = 14) v (val fsf =15)
```

The Op code ${\scriptstyle \text{IS}}$ accessing one of the three spare functions of the Vipers ALU.

```
IllegalCall

\[ \Delta V \text{iper} \]

val csf = 0

val fsf = 1

(val dsf = 0) \( \psi \) (val dsf = 1) \( \psi \) (val dsf = 2)
```

The ALU operation is a Call, but the destination for the result is set to A, X or Y.

```
IllegalPDestination

&Viper

val csf = 0
(val dsf = 3) y (val dsf = 4) y (val dsf = 5)
¬((val fsf = 1)y(val fsf = 3)y(val fsf = 5)y(val fsf = 7))
```

The destination for the result from the ALU is the Program counter. However the ALU function is an illegal way of generating the new Program Counter value.

```
IllegalWrite _____
Write
val msf = 0
```

The operation is a write, but immediate addressing has been specified.

```
IllegalAddress

Offset

(val csf = 1)<sub>V</sub>(val fsf = 12)<sub>V</sub>(val dsf = 5)<sub>V</sub>(val dsf = 7)
invalid offs
```

A memory location needs to be read, but the location to read from $\ensuremath{\mathsf{is}}$ not a valid address.

```
IllegalPIncrement ____

AV:per

invalid newp
```

The Program Counter is to be incremented past the end of the address

Error

AStop
EViper

sval = 1
P' = newp

Machine must stop with all registers are as they were previously.

```
Errors & ((IllegalAddress v IllegalCall v IllegalWrite v IllegalPIncrement v SpareFunction v IllegalPDestination)
A Error)
```

4.4 Comperison Functions

CompareFrame

Reg:sterSelect
MemRead

P' = newp
A' = A
X' = X
Y' = Y
ôMem = {}
val csf = 1

This is the framing schema for comparison operations. All registers are unchanged except for the Program counter. B' is set in the various comparisons below.

LessThan

CompareFrame

val fsf = 0

val B' = (r less m)

CompareFrame

val fsf = 1
val B' = not (r less m)

CompareFrame

val fsf = 2
val B' = (r equal m)

NotEqualTo

CompareFrame

val fsf = 3

val B' = not (r equal m)

```
LessThanOrEqualTo _____
CompareFrame
val fsf = 4
val B' = (r less m) + (r equal m)
GreaterThan ....
CompareFrame
vel fsf = 5
val B' = not((r less m) + (r equal m))
UnsignedLessThan ____
CompareFrame
val fsf = 6
val B' = (r borrow m)
Uns:gnedGreaterThanOrEqualTo <u> </u>
CompareFrame
val fsf = 7
val B' = not(r borrow m)
LessThanOrB __
CompareFrame
val fsf = B
val B' = (r less m) + val B
GreaterThanOrEqualToOrB _____
CompareFrame
val fsf = 9
val B' = not(r less m) + val B
EqualToOrB ___
CompareFrame
val fsf = 10
val B' = (r equal m) + val B
```

```
NotEqualToOrB ___
   CompareFrame
   val fsf = 11
   val B' = not(r equal m) + val B
   LessThanOrEqualToOrB ___
   CompareFrame
   val fsf = 12
   val B' = ((r less m) + (r equal m)) + val B
   GreaterThanOrB ___
   CompareFrame
   val fsf = 13
   val B' =not( (r less m) + (r equal m) + val B)
   UnsignedLessThanOrB ___
   Compareframe
   val fsf = 14
   val B' = (r borrow m) + val B
   UnsignedGreaterThanOrEqualToOrB ____
   CompareFrame
   val fsf = 15
   val B' = not (r borrow m) + val B
Compare & UnsignedGreaterThanOrEqualToOrB v LessThanOrB v UnsignedLessThanOrB v GreaterThanOrEqualToOrB v GreaterThanOrEqualToOrB v GreaterThanOrEqualToOrB v UnsignedLessThan v LessThanOrEqualToOrB v NotEqualToOrB v GreaterThan v UnsignedGreaterThanOrEqualTo v LessThanOrEqualTo v NotEqualTo v EqualTo v GreaterThanOrEqualTo
```

Compare is the disjunction of all of the basic comparison schemas.

v LessThan

4.5 ALU Operations

```
ALUframe

RegisterSelect

MemRead

Pwrite: Bit

(Pwrite=1) ↔ ((val dsf=3)v(val dsf=4)v(val dsf=5))

val csf = 0

¬((val dsf = 7) v (val dsf = 6))

δMem = {}
```

This is the framing schema for all of the ALU operations. Note memory cannot be changed and it is not a comparison. Purite is 1 if the destination of the result is the Program counter.

```
Negate
ALUframe

val fsf = 0
result = wnot m
B' = 8
sval = 0
```

Invert the input word.

```
Call

ALUframe

val fsf = 1
result = m
P' = m
A' = A
X' = X
Y' = nehp
B' = B
sval = not(Phrite) + (invalid m)
```

Call a subroutine. Set Program counter to m, and leave the return address in the Y register. Stop if there is a call to an illegal address or there is not a legal P destination.

```
InputFromPERI
ALUframe

val fsf = 2
result = m
B' = B
sval = 0
```

Input a value from the PERIpheral space. Note ± 0 has already been set to 1 ± 0 in section 4.1 (ReadFromPERI).

```
ReadFromMemory
ALUframe

val fsf = 3
result = m
B' = B
sval=Pwrite . (invalid m)
```

Return the value in memory, and stop if the location is not in memory space.

ReadOp & (InputFromPERI v ReadFromMemory)

The two read operations, ie the ALU is transparent.

```
UnsignedAdd

ALUframe

val fsf = 4

result = r plus m

val 8' = r carry m

sval = 0
```

Add r to m. setting B if there is a Carry.

```
AddStopOnOverflow

ALUframe

val fsf = 5

result = r plus m

B' = B

sval = (r overflow m) + (invalid(result) • Purite)
```

Add r to m, stopping if there is an overflow, and setting B if there is a Carry.

```
UnsignedSubtract
ALUframe

val fsf = 6
result = r minus m
val B' = r borrow m
sval = 0
```

Subtract m from r. and setting B if there is a Borrow.

```
SubtractStopOnOverflow

ALUframe

val fsf = 7

result = r minus m

B' = B

sval = (r underflow m) + (invalid(result) · Pwrite)
```

Subtract m from r, stopping on overflow and setting B if there is a $\mbox{\it Borrow}.$

The four arithmetic operations.

```
ExclusiveOr

ALUframe

val fsf = 8

result = r exor m

B' = 8

sval = 0
```

Returns the Exclusive Dr of the two input words.

```
And
ALUframe

val fsf = 9
result = r and m
B' = B
sval = 0
```

Returns the Logical and of the two inputs.

```
Nor_______ALUframe

val fsf = 10
result = wnot(r or m)
B' = B
sval = 0
```

Returns the inverted or of the two inputs.

```
AndNot
ALUframe

val fsf = 11
result = r and whot (m)
B' = B
sval = 0
```

Returns the logical and of the input register and the inverted memory input.

LogicalOp ♠ (Negate ♥ AndNot ♥ Nor ♥ And ♥ ExclusiveOr)

The five logical operators.

Arithmetic Shift Right, shifting in the MSB (ie sign) bit.

```
LogicalShiftRight
ALUframe

val fsf = 12
val msf = 1
result = val 8 >> r
val B' = LSB r
sval = 0
```

Logical Shift Right through the Boolean Flag B.

```
ArithmeticShiftLeft
ALUframe

val fsf = 12
val msf = 2
result = r plus r
B' = B
sval = (r overflow r)
```

Arithmetic Shift Left, Stopping the processor on overflow.

```
LogicalShiftLeft
ALUframe

val fsf = 12
val msf = 3
result = r << val B
val B' = MSB r
sval = 0
```

Logical Shift Left through the Boolean Flag B.

```
ShiftOp & (ArithmeticShiftRight v LogicalShiftRight v ArithmeticShiftLeft v LogicalShiftLeft )
```

The four shift operations.

```
UnusedFunctions

ALUframe

(val fsf = 13) v (val fsf = 14) v (val fsf = 15)

result = r
B' = B

sval = 1
```

The function called is one of the three unused functions in the Viper ALU. This will cause the Viper to stop.

```
ALU & ( ReadOp w ArithmeticOp w LogicalOp w ShiftOp w UnusedFunctions )
```

The result from the ALU, is one of the above functional groups.

Store the result from the ALU in the A register.

```
ResultToX
ALUframe

val dsf = 1
A' = A
X' = result
Y' = Y
P' = nemp
```

Store the result from the ALU in the X register.

```
ResultToY
ALUframe

val dsf = 2
A' = A
X' = X
Y' = result
P' = newp
```

Store the result from the ALU in the Y register.

```
Jump

ALUframe

val fsf ≠ 1
A' = A
X' = X
Y' = Y
P' = result
```

Branch instruction (as opposed to a call) simply set the program counter to be equal to the result from the ALU.

```
Conditions

ALU

( val dsf = 3 ) v
( (val dsf = 4) A (val B = 1) ) v
( (val dsf = 5) A (val B = 0) )
```

The values of dsf for the various conditional jumps and calls. For the unconditional call dsf is 3, call on B set dsf is 4 and call on B \approx 0 is dsf equal to 5.

Destination & (ResultToA y ResultToY y ResultToY y (Jump a Conditions))

ALUOp & (ALU & Destination) v (Call & Conditions)

NoOp_

EViper

val csf = 0

 $(val dsf = 5)_A(val B = 1)_V (val dsf = 4)_A(val B = 0)$ P' = newp

ì

4.6 Next Viper State

OKState & ¬ (Errors) A (Memurite y NoOp y Compare y ALUOp y Reset)

NextState ♠ (Errors ♥ OKState ♥ Stopped ♥ Reset)

The next state is one of four cases, it is either stopped or an error in which case the next state will be stopped, or it will be a reset and the next state will be the initial state, or it will continue to work normally.

5 Conclusions

The document gives an initial specification of Viper1 in Z. It has demonstrated that Z can give a higher level specification than the HOL specification. Z has also been shown to be a useful language to specify a microprocessor in.

Although this specification has been written some time after the HOL specification, it was still a worthwhile exercise. This specification can be checked against the HOL version. The experience gained has also been useful in specifying Viper2.

& Acknowlagements

- $\rm H$ J Cullyer. C Pygott and J Kershau for their help with the $\it Viper1$ and the HOL spec.
- C O'Halleran for his help with the 2 editor and type checker.
- 5 Wiseman for checking the specification, and suggesting modifications.

7 References

1. Bowen J. The formal Specification of a Microprocessor instruction set.

 Cullyer W.J Viper Microprocessor: Formal Specification RSRE Report No. 85013 October 1985.

3. Ian Hayes (editor) Specification Case Studies
Prentice-Hall international series in
computer science, 1987

DOCUMENT CONTROL SHEET

Overall security classification of sheet	UNCLASSIFIED	٠.,

(As far as possible this sheet should contain only unclassified information. If it is necessary to enter classified information, the box concerned must be marked to indicate the classification eg (R) (C) or (S))

		- · + 			
1. DRIC Reference (if known)	2. Originator's Reference		4. Report Security		
	Memorandum 419)5	Unclassified Unclassified		
5. Originator's Code (if known)	6. Originator (Corporate Author) Name and Location				
7784000	Royal Signals and Radar Establishment St Andrews Road, Malvern, Worcestershire WR14 3PS				
5a. Sponsoring Agency's Code (if known)	6a. Sponsoring Agency (Contract Authority) Name and Location				
7. Title SPECIFICATION OF VIPERI IN Z					
7a. Title in Foreign Language (in the case of translations)					
7b. Presented at (for conference napers) Title, place and date of conference					
8. Author 1 Surname, initials Kemp D H	9(a) Author 2	9(b) Authors 3,4	10. Date pp. ref.		
11. Contract Number	12. Period	13. Project	14. Other Reference		
15. Distribution statement Unlimited					
Descriptors (or keywords)					
		continue on separate (piece of paper		

Abstract

The Viper1 microprocessor has already been specified mathematically in HOL. HOL, however, is not well known outside the hardware verification community. This paper covers the specification Viper1 in the Z specification language. Various features of Viper1 have been specified in Z which did not occur in the top level HOL specification. It has not been possible to prove any correspondence between this specification and the original HOL specification. The work involved in writing the Viper1 specification has proved useful in writing the initial Viper2 specification.